## APU-H

# ARITHMETIC PROCESSOR CARD

CCM, INC. P.O. BOX 2308 RESTON, VA. 22091

#### Introduction

The APU-H is a high performance math processor card that adds a wide range of 16 and 32 bit fixed point and 32 bit floating point operations to the H8 system capabilities. The APU-H is well suited for virtually any application, scientific or business, where a computational capability is required.

#### Specifications

Fixed point operations	16 and 32 bit
Floating point operations	32 bit
Fixed point range (16 bit)	-32768 to +32767
Fixed point range (32 bit)	-2147483648 to +2147483647
Floating point range	$\pm$ (2.7 x 10 <sup>-20</sup> to 9.2 x 10 <sup>18</sup> )
Card size	6.25" x 12" (standard)
Clock frequency	2 Mhz but will accept up to 8 Mhz
Power requirements	100 ma at 18v DC 250 ma at 8v DC

#### Circuit operation

The APU-H is built around the Advanced Micro Devices AM9511A. This processor handles 16 and 32 bit fixed point and 32 bit floating point numbers in the basic arithmetic operations of addition, subtraction, multiplication and division as well as trigonometric, logarithmic and other complex operations.

The APU-H is viewed as 2 I/O ports by the H8. The operands for an operation (e.g., 2 addends in an addition) are first placed on a data stack addressable as one of the I/O ports. The command (addition, multiplication, etc) is placed on the other port, the operation is performed by the 9511 and the result in placed on the data stack. The result may be read in or left on the stack to be used in another operation.

Two methods are possible for determining when an operation is complete. The program may query a status bit on the APU-H and read in the result when completion of the operation is indicated. Or the end indication in the 9511 may be tied to one of the interrupt lines on the H8 and an interrupt service routine may input the result.

#### Operation of the APU-H is now described.

The APU-H is configured to appear as port 200 (octal) for data and port 201 for commands and status. U1 functions as an address decoder, activating the chip select (CS pin on the 9511) on I/O operations to address 200 or 201. The AO, or least significant address bit is not decoded, but tied directly to the command/data (C/D) pin on the 9511. This allows the 9511 to distinguish between commands and data. U2, along with U4 and U5 also serves an address decoding function for the inverting buffers U6 and U7 allowing data to be passed from the H8 bus to the 9511.

The PAUSE signal (pin 17 on the 9511) is tied to the READY line on the H8 bus and allows the 9511 to place the 8080A in a wait state while the data from the 9511 is placed on the data bus. This occurs after completion of a 9511 operation, an event which is marked by the END signal (pin 24 on the 9511) going from high to low. The RD and WR signals for the 9511 are taken (after inversion) from the IOR and IOW signals. The clock signal for the 9511 is taken from the H8 Ø2 signal.

A typical operation, such as an addition, begins by outputting the operands (2 addends) to port 200. For each operand the data should be output in the order of least significant to most significant byte. The operands will then sit on the data stack of the 9511. The addition command is then output to port 201. It is now necessary to determine when the operation is complete. Status from an operation is available by inputting the status byte on port 201 and completion may be tested by inspecting the high order bit. When this bit is 0 the operation is complete and the result may be input or another operation initiated. The result may be input by executing the appropriate number of IN 200 commands. The most significant byte of the result will be the top byte available in the data stack of the 9511 on 200. As indicated earlier the END signal may be used to generate an interrupt on one of the H8 interrupt lines. However, an interrupt service routine such as the sample in Appendix B must be provided.

#### Data considerations

Three data formats are supported on the APU-H: 32 bit floating point, 32 bit fixed point and 16 bit fixed point. Operands, consisting of data in these formats, for an operation must be placed in the data stack (port 200) in the order least significant byte first, most significant byte last. After an operation, data may be retrieved from the stack in the order most significant byte first, least significant byte last. The size of the stack is such that it will accommodate 8 of the 2 byte operands and 4 of the 4 byte operands.

The fixed point data operands are signed integers in binary 2's complement notation. The most significant or high order bit is the sign and 0 represents a positive number and 1 represents negative.

For floating point operands, the 32 bit operand is broken up into a 24 bit mantissa and 8 bits for exponent and sign bits. The mantissa is normalized which means that the most significant bit of the mantissa must be a 1 except in the special case of a 0 value, where all 32 bits are 0. The least significant (right most) 7 bits of the remaining 8 bits are devoted to the exponent and its sign. The exponent is an unbiased 2's complement number having a value between -64 and +63. The sign of the mantissa occupies the remaining and most significant bit and 0 indicates positive and 1 represents negative.

#### Command set

The 9511 IC on the APU-H has an extensive command set. These commands can generally be broken into arithmetic (add, subtract, sine, cosine, etc) and manipulation (housekeeping such as push or pop stack, sign change, etc). We strongly recommend the programmer become familiar with the commands as explained in pages 9-21 of the enclosed 9511 manual. All commands use data previously placed in the operand (data) stack, in the top of stack (and next on stack position). The result will always be placed on the top of stack position and will have the same precision and format as the data used as the operands.

#### Addressing the APU-H

As indicated previously, the APU-H responds to port addresses 200/201 for data and commands, respectively. However, the address decoding logic includes jumpers to alter the port addresses if necessary.

The least significant bit of the 8 bit port address is directly connected to the C/D pin on the 9511 and, of course, is not subject to alteration or jumpering. The 7 most significant bits of the port address may be altered through the use of jumper pads below U10 and U11.

When rejumpering to make the APU-H respond to an address other than the 200/201, keep in mind that for any address, all inputs to U1 must be high for a select signal to be generated and enable the 9511 data lines. Also, remember that because of inverted buffering on the address lines of the H8 CPU board, all address signals are presented to the APU-H in an inverted state.

The jumper pads are in groups of 3 and each group of 3 is in a triangular pattern. The left most group represents the A7 line and the right most group represents the A1 line. Within each group of pads the pad at the top of the triangle will always be jumpered to 1 of the 2 pads forming the base of this triangle. Connecting to the lefthand pad passes the signal to U1 without inversion. Connecting the top pad of any group to the right hand bottom pad inverts the signal before before it reaches U1 The address furnished, 200/201, is configured as shown below:

.\ /. /. /. /. /. /. /. A7 A6 A5 A4 A3 A2 A1

To make the APU-H respond, for example, to the 202/203 address range, change the right most group of pads to  $\$  and leave the others the same.

#### Basic interface

The source listings to assembly language code that allows two different interfaces with the APU-H for BASIC are provided at Appendix A.

The first interface method involves replacement of the Heath provided math routines in the Extended BASIC. This method of APU-H usage involves no differences in operation or programming aside from entering a high memory limit at BASIC initialization time. The second method utilizes the USR function of BASIC and any (not just the BASIC arithmetic operations) APU-H operation may be executed through USR. The USR method is substantially slower than the replacement method in terms of execution time.

The use of the 2 interfaces is described below. The discussion assumes a 16K memory configuration with the BASIC interface code near the top of available memory.

#### Replacement

This method simply "front ends" all calls to the Heath BASIC arithmetic routines and transfers control to APU-H based routines. The code at Appendix A should be keyed in or loaded. This code takes approximately 530 bytes of memory. The "patches" listed in Appendix A1 should be entered after BASIC is loaded in. Three bytes of the existing code for BASIC are included under the "Existing Code" column as a check to ensure the proper code is being overlaid.

The "patches" are provided for version 10.05.00 of the Extended BASIC. CCM will assist users in determining the appropriate locations for patches for other versions of Extended BASIC and the regular BASIC. CCM will require a cassette of the version of BASIC in question as well as a list of the utility routine entry points as generally provided in the BASIC manual. All material will be returned. Users wishing to develop their own patch lists can do so with little difficulty by using the BASIC source listing now available from Heath.

Once the patches are correctly implemented and the APU-H routines are in place, the operation of the APU-H should be transparent except for faster execution. Error codes, though taken from the 9511, remain essentially the same as in the BASIC math routines.

A high memory limit of 23839 (decimal) is appropriate for an H8 with 16K of memory.

#### USR interface

This interface accommodates floating point operations and is executed through the USR and POKE functions. As before, this discussion also assumes a 16K configuration with the BASIC interface code near the top of available memory. Usage of this method requires the UINT routines as well as the other code required for the replacement method.

Floating point numbers are transmitted to the APU-H data stack as arguments to the USR function. Only 1 value can be transmitted per function execution. Commands to the APU-H are transmitted by "POKE"ing them into location 23840 (decimal) or 135040 (octal) prior to the USR execution.

There are basically 2 types of operations which are callable from BASIC: those which use 1 data operand, such as square root and exponential; and those which require 2 data operands such as addition, subtraction, etc. (Note that all succeeding examples will assume that the service request bit in the command is off).

For those command operations involving 1 data element the BASIC program should POKE the decimal value of the appropriate command (e.g., 1 for square root and 9 for natural log) into 23840. (See the 9511 manual, page 4, for a command summary.) Then execute the USR function in the form X=USR(ARG) where ARG is the data (e.g., ARG would be a 2 when the square root of 2 was desired). When control is returned to BASIC from USR, X will contain the square root of 2. ARG may be a variable or the actual value of the number to be passed. The sequence

> POKE 23840,1 X=USR(2.00)

will perform the previously mentioned square root operation.

For those operations involving 2 data elements the BASIC program should POKE a O into location 23840 and then execute X=USR(ARG) where ARG contains the appropriate variable or data value. (Note that for certain operations a specific operand such as the dividend or minuend must be passed first. The 9511 manual contains the details on this.) With a O in location 23840 the interface will simply place the data in the argument on the 9511 stack. When control returns to BASIC from USR, POKE the appropriate command into 23840 and place the other data value in ARG and execute X=USR(ARG). When control returns this time from BASIC, X will contain the desired result. For example, to execute a 32 bit floating point add of 5.22 and 6.86 perform the following sequence of instructions:

POKE 23840,0 X=USR(5.22) POKE 23840,16 X=USR(6.86)

After the second USR call is executed X should contain the value 12.08.

To use the BASIC USR interface, key or load in the Appendix A subroutines. BASIC requires that the location of the routine to be called by execution of USR be placed in USRFCN. In version 10.05.00 of Extended BASIC, USRFCN is at 111303, but will be different for other versions of BASIC. The address of the first instruction in the BASIC interface is 135052. Place this value in 111303, least significant byte first. Therefore, the contents of 111303 will be 052135. Loading in the Appendix A routines and placing the address at USRFCN should take place after loading in BASIC but before starting it. Care should be taken to place the high memory limit for BASIC (at BASIC initialization time) below the address of the interface routines (below 135040 octal).

The BASIC interfaces were written specifically for the Heath implementations and are highly dependent on their method of representing floating point numbers. Their representation includes a mantissa that uses 2's complement notation and has 24 bits with the most significant bit being the sign bit. Other implementations of the BASIC language for the H8 may not use this structure and the furnished BASIC interfaces may not function correctly with them.

#### Assembly language usage

Unlike the BAJIC usage of the APU-H, assembly language usage is not limited to just 32 bit floating point operations; fixed point 16 and 32 bit operations are also available.

Developing the code to use the APU-H is relatively straightforward. The numbers, or operands, must be placed on the data stack of the 9511 on the APU-H using the OUT instruction. Once the data (1 or 2 operands) has been placed on the stack the command may then be output, again using the OUT instruction.

As sold, the APU-H comes with the data stack configured as I/O port 200 and the command stack as port 201.

The following sequence of instructions illustrates assembler usage of the APU-H. Assume the address of the least significant byte of the second operand is in register pair BC. This sequence multiplies 2 16 bit fixed point numbers:

LDAX LSB of multiplier В OUT 2000 to 9511 DCX MSB of multiplier B LDAX B OUT 2000 to 9511 LSB of multiplicand DCX В LDAX B 200Q to 9511 OUT MSB of multiplicand DCX B LDAX В OUT 2000 to 9511 MVI A,156Q SMUL CMD OUT 2010

The next step is to determine when the operation is complete. The 9511 contains a status register, accessible through port 201. The high order bit of the register indicates if the 9511 is busy (1=busy). The following code determines when the results may be read off the stack:

IN	IN	201Q	read in status
	ANI	2000	busy?
	JNZ	IN	jmp to IN if not thru

The data is now ready to be removed from the stack, most significant byte first. Assume register pair BC points to the location where the most significant byte of the result is to be placed.

IN	200Q	read MSB
STAX	В	store it
INX	В	bump to next store place
IN	200Q	read LSB
STAX	В	

Appendix C contains a listing of a subroutine for performing a multiply.

#### Interrupts

When the 9511 has completed an operation a high to low transition occurs on one of its pins, END (pin 24). This pin may be tied to one of the interrupt lines on the H8 thus generating an interrupt every time an operation completes. In this case, the interrupt is cleared by any read or write operation.

As sold, the APU-H has all interrupt logic disabled. To provide for interrupt usage, the following steps should be taken.

Jumper pad W to END Jumper pad Y to X Jumper pad INT to the desired interrupt line (1 to 7) Jumper pad Z is provided to invert the interrupt transition if necessary. Jumper pad Y to pad Z to have a low to high transition generate an interrupt. Use of the service request facility (explained below) of the 9511 may require the use of the inverter.

An interrupt service routine must be furnished and a JMP instruction to it placed in the proper UIVEC location (see the H8 manual for the description and listing of the panel monitor code and UIVEC). For example, to use the interrupt number 7 with a service routine at 42300, place a 303,300,042 at location 040061.

An interrupt service routine which begins at 042300 is listed in Appendix B.

Another use of interrupts which can control operation of the APU-H involves the use of the service request and acknowledge facilities. The high order bit in the command issued to the APU-H, if turned on, causes a low to high transition to occur on the SVREC pin at the completion of an operation. The SVREC pad is available for connection to pad W to allow it to generate an interrupt. The SVREC can be cleared by driving the SVACK line low or issuing another command where the high order bit is O.

Interrupts should only be used where the input of the results must truly be asynchronous. For those applications where the program must have the results of an operation to continue, the routines of the Assembly language section are faster. Consult the H8 manuals for further discussions of interrupts.

#### Other selectable features

U8, the 9511, operates at a clock frequency of 2 Mhz. The source for this signal is the Ø2 clock on the system bus. The APU-H as sold is set for 2Mhz systems. However, should an H8 CPU upgrade occur which includes higher frequencies, the jumpers in the vicinity of U9 should be reconfigured as follows:

> 4 Mhz jumper E to C jumper D to A 8 Mhz jumper E to C jumper D to B jumper F to A

#### Other APU-H operating considerations

The APU-H has a floating point range less than that supported by the Heath BASIC (see Specifications). In most applications this will not be a consideration, but it will impact computations involving very large numbers.

Slightly different results from those returned by the Heath BASIC may be noted when raising numbers to a power or using the LOG or EXP functions. Discussion of the accuracy of PWR (used by APU-H for exponentiation) LOG and EXP may be found in the 9511 manual under the respective headings.

#### References

A number of interesting and informative references exist on the AMD9511. Included are articles appearing in the April 24, 1980 issue of <u>Electronics</u>, the May 1978 issue of <u>Kilobaud</u>, and the September 1980 issue of Interface Age.

#### COMPONENTS

Integrated Circuits

U1 U2 U3-U5 U6,U7 U8 U9 U10 U11	74LS30 74LS00 74LS04 74LS240 AMD9511A 7474 7805 7812
Capacitors	
C1,C3 C2,C4 C5-C14	2.2 ufd 35v tantalum 10 ufd 35v electrolytic .1 ufd 25v disc ceramic
Resistors	
R1 R2	3.3K ¼watt 10K ¼watt
Miscellaneous	
Printed circuit board 6 Molex edge connectors (2 Bracket 6-32 ¼ screw (4) 6-32 nut (2) #6 lockwasher (2) 4-10 ¼ screw (2) 4-40 nut (2) Connector key (1)	

The following code of Appendix A performs both the USR functions as well as replacing the BASIC math routines.

The tasks of each routine (or group of routines) are now described.

Routines UINT to loc 135167 are branched to by a USR call in BASIC and and set things up for the 9511 operation.

Routine STUP takes a 4 byte floating point number, loads it into ACCX and calls APU.

Routine SAVE saves and restores register contents upon entry/exit to the APU based routines (not used by USR).

Routine PUSHA saves 4 bytes in a specified work area.

Routines PWR through FPADD are APU based routines that take the place of the original BASIC routines.

Routine CMDIN reads the result from a 9511 operation and checks err status.

Routines APU through PLS perform the interfacing with the 9511 as well as reformatting data between 9511 and BASIC formats. APU through loc 137030 is the driver for this section of code.

Routine ROUND rounds the 9511 answer to the Heath BASIC precision.

* BASIC 135040 135041 135042 135046 135052 135055 135057 135062 135064 135067 135072 135075	USR interface 000 000,000,000 000,000,000 072,040,135 376,000 302,076,135 076,100 062,041,135 001,042,135 315,236,135 311	routine FLG FLGB DATAA DATAB UINT	DB DB DB D3 LDA CPI JNZ MVI STA LXI CALL RET	0000 0000 0,0,0,0 0,0,0,0 FLG 0000 SEC A,1000 FLGB B,DATAA PUSH	9511 CMD area 1st time flg Store 1st oprnd Store 2nd oprnd See if cmd there CMD, take branch Set flag to indicate 1st oprnd there Store oprnd
135076 135101 135103 135106 135111 135114 135117 135121 135124	072,041,135 376,100 312,125,135 072,040,135 062,000,137 315,001,137 076,000 062,041,135 311	SEC	LDA CPI JE LDA STA CALL MVI STA RET	FLGB 100Q TWO FLG 137000A APU A,000Q FLGB	1st or sec pass 2nd, take brnch Single op cmd (SQRT) Clr flg before leave
$\begin{array}{c} 135125\\ 135130\\ 135133\\ 135135\\ 135140\\ 135143\\ 135146\\ 135151\\ 135151\\ 135154\\ 135157\\ 135162\\ 135164\\ 135167\end{array}$	001,046,135 315,236,135 076,000 062,000,137 041,042,135 315,172,135 072,040,135 062,000,137 041,046,135 315,172,135 076,000 062,041,135 311	CWT	LXI CALL MVI STA LXI CALL LDA STA LXI CALL MVI STA RET	B,DATAB PUSH A,000Q 137000A H,DATAA STUP FLG 137000A H,DATA3 STUP A,000Q FLG3	Save 2nd oprnd Set APU routine for operation Get 1st oprnd Put oprnd on 9511 stck Do second oprnd Do cmd Clr flg Leave

* Move 135172 135173 135176 135200 135201 135202 135203	an operand to 353 001,066,040 046,004 032 002 003 023	ACCX and call STUP LDA	APU XCHG LXI MOV LDAX STAX INX INX	B,ACCX H,004Q D B 3 D	H to D Work area
135204	045		DCR	Н	Thru?
135205 135210 135213	302,200,135 001,066,040 315,001,137		JNZ LXI CALL	LDA B,ACCX APU	No Repoint to wk area
135216	311		RET		Thru
135217	343	SAVE	XTHL		Save reg status
135220 135221	325 305		PUSH	D	
135221	001,227,135		PUSH LXI	B LVA	Set for future exit
135225	305		PUSH	B	Set for facure exit
135226	351		PCHL		Status saved
135227	301	LVA	POP	З	Restore exit addr
135230	321		POP	D	
135231 135232	341 311		POP	Н	Chatter washing the DACIO
	4 bytes of dat	a in a work ar	RET		Status restd for BASIC
135233	001,210,137	PUSHA	LXI	B,WORK	Get work addr
135236	021,066,040	PUSH	LXI	D,ACCX	Get accx addr
135241	046,004		VOM	H,004Q	4 bytes
135243	032	LDAA	LDAX	D	
135244	002		STAX	В	
135245 135246	003 023		INX INX	B D	
135240	045		DCR	и Н	
135250	302,243,135		JNZ	LDAA	
135253	311		RET		

135254 135255 135260 135261 135263 135263	325 315,233,135 341 076,000 062,000,137 315,172,135	P₩R	PUSH CALL POP MOV STA CALL	D PUSHA H A,000Q 137000A STUP	Save D Save curr ACCX Bring D to H Put op on stck
135271 135274 135276 135301	041,210,137 076,013 062,000,137 315,171,135		LXI MOV STA CALL	H,WORK A,013Q 137000A STUP	Get prev ACCX Store cmd Do PWR
135304 135305 135310 135312 135315	311 001,066,040 076,004 062,000,137 315,001,137	TAN	RET LXI MOV STA CALL	B,ACCX A,OO4Q FLAG APU	Bk to BASIC Accx addr Tan cmd Dc tan
135320 135321 135324 135326 135331	311 001,066,040 076,003 062,000,137 315,001,137	COS	RET LXI MOV STA CALL	B,ACCX A,003Q FLAG APU	Bk to BASIC Accx addr Cos cmd Do cos
135334 135335 135340 135342	311 001,066,040 076,002 062,000,137	SIN	RET LXI MOV STA	B,ACCX A,002Q FLAG	Bk to BASIC Accx addr Sin cmd
135345 135350 135351 135354 135356	315,001,137 311 001,066,040 076,011 062,000,137	LOG	CALL RET LXI MOV STA	APU B,ACCX A,011Q FLAG	Do sin Bk to BASIC Accx addr Ln cmd
135361 135364 135365 135370	315,001,137 311 001,066,040 076,012	EXP	CALL RET LXI MOV	APU B,ACCX A,012Q	Do ln Bk to BASIC Accx addr Exp cmd
135372 135375 136000 136001 136004	062,000,137 315,001,137 311 001,066,040 076,001	SQRT	STA CALL RET LXI MOV	FLAG APU B,ACCX A,001Q	Do exp Bk to BASIC Accx addr Sgr cmd
136004 136016 136011 136014	062,000,137 315,001,137 311		STA CALL RET	FLAG APU	Do sqr Bk to BASIC

136015 136016 136021 136022 136024 136027 136032 136035 136037 136042 136045	345 315,233,135 341 076,000 062,000,137 315,172,135 041,210,137 076,021 062,000,137 315,172,135 311	FPSUB	PUSH CALL POP MOV STA CALL LXI MOV STA CALL RET	H PUSHA H A,000Q FLAG STUP H,NORK A,021Q FLAG STUP	Put current ACCX on wk Indic operand on stck Plac op on stck Get orig ACCX Sub cmd Do sub
136046 136051 136053 136056 136061 136062	001,066,040 076,007 062,000,137 315,001,137 311 000	ATN	LXI MVI STA CALL RET NOP	B,ACCX A,OO7Q FLAG APU	Accum Addr Atan cmd Store cmd Do atan Leave
136063 136066 136067 136071 136074 136077 136101 136104 136105	001,066,040 345 076,000 062,000,137 315,001,137 076,022 062,000,137 341 315,172,135	FPMUL	LXI PUSH MOV STA CALL MOV STA POP CALL	B,ACCX H A,000Q FLAG APU A,022Q FLAG H STUP	Accx addr Save H Multiplicand on 9511 Mul cmd Do mul
136110 136111 136112 136115 136115 136117 136122 136125	311 345 001,066,040 076,000 062,000,137 315,001,137 341	FPDIV	RET PUSH LXI MOV STA CALL POP	H B,ACCX A,000Q FLAG APU H	Bk to BASIC Save H Get Accx addr Put operand on 9511 Restore H
136126 136130 136133 136136	076,023 062,000,137 315,172,135 311		MOV STA CALL	A,023Q FLAG STUP	Div cmd Do div
$136137 \\ 136142 \\ 136143 \\ 136145 \\ 136150 \\ 136153 \\ 136155 \\ 136160 \\ 136161 \\ 136164 \\$	001,066,040 345 076,000 062,000,137 315,001,137 076,020 062,000,137 341 315,172,135 311	FPADD	LXI PUSH MOV STA CALL MOV STA POP CALL RET	B,ACCX H A,000Q FLAG APU A,020Q FLAG H STUP	Accx addr Save H Put Addend on 9511 Add cmd Do add Bk to BASIC

* This c 136165 136167 136172 136173 136174 136176 136200 136201 136202	code rounds 9511 346,001 312,235,136 140 151 006,002 076,001 206 167 043	answer ROUND RN	before pass ANI JZ MOV MOV MVI MVI ADD MOV INX	ing it back 001Q NORD H,B L,C B,002Q A,001Q M M,A H	to BASIC Need round? No Set to use H and L Set to Add 001 In lsb
136203 136205 136206 136207 136212 136213 136216	076,000 216 005 302,201,136 167 334,243,136 104		MOV ADC DCR JNZ MOV CC MOV	A,000Q M B RN M,A SO B,H	Propogate Carry If there Thru 3 bytes Leave if carry on Back to BC rp
136217 136220	115 067	SHF	MOV STC	C,L	Clear carry
136221 136222 136223 136224 136225	077 037 002 013 012		CMC RAR STAX DCX LDAX	B B B	Back to 23 bits Save first byte
136226 136227 136230 136231	037 002 013 012		RAR STAX DCX LDAX	B B B	Next byte
136232 136233 136234	037 002 311		RAR STAX RET	З	Next byte Leave
136235 136235 136236 136237 136240	003 003 012 303,220,136	NORD	INX INX LDAX JMP	B B B SHF	No rnd requ'd; set
136243 136244 136245 136247	043 176 346,100 064	SO	INX MOV ANI INR	H A,M 100Q M	This code handles Mantissa ovfl caused By round
136250 136251	206 346,100 202,220,070		ADD AN I JN Z	M 190Q ERR.OV	Ovflo?
136253 136256 136257 136261 136263	302,220,070 053 066,200 076,200 311		DCX MVI MVI RET	ERR.0V H M,200Q A,200Q	Set to ret to mainline
136277	Patch area				

136277

*							
136300 *This coo 136302 136303 136305 136305 136310 136310 136313 136314 136316 136320 136323 136325 136325 136335 136335 136342 136342 136342 136343 136345 136351 136352 136353 136356 136357 136360 136361	333,201 de determines 147 346,200 302,300,136 174 376,000 310 346,077 376,020 312,161,070 376,010 312,166,070 376,030 312,220,070 376,030 312,220,070 346,002 302,220,070 174 346,004 310 001,000,000 120 130 041,066,040 163 043 162 043	CMDIN when APU	op	IN complete MOV ANI JNZ MOV CPI RZ ANI CPI JZ CPI JZ CPI JZ CPI JZ ANI JNZ MOV ANI RZ LXI MOV LXI MOV LXI MOV INX MOV INX	201Q and checks H,A 200Q CMDIN A,H 000Q 077Q 020Q ERR.DD 010Q ERR.DD 010Q ERR.IN 030Q ERR.OV 002Q ERR.OV 002Q ERR.OV A,H 004Q B,O D,B E,B H,ACCX M,E H M,D H	for	Read status errors Save A Busy? No Restore a Err free? Yes Only err bits Div by O Yes Invalid num? Yes Ovrflw? Yes Ovrflw? Yes Restore a Undrflw? No Yes, make O Move in O Nxt
136330	376,030						
136342	174			MOV	A,H		
					004Q		
					В.0		
136351	120			MOV	D,B		
							Move in O
136357	043			INX	Н		
136362	161			MOV	M,C		
136363	043			INX	Н		Nxt
136364 136365	160 341			MOV POP	M,B H		Simulate ret
136366	303,030,137			JMP	EN		Leave
137000	000	FLAG APU		DB CALL	000Q NEGA		Chk 2's compl
137001 137004	315,035,137 315,066,137	APU		CALL	NFRM		Output operands
137007	072,000,137			LDA	FLAG		Chk for presence
137012 137014	376,000 310			CPI RZ	000Q		Of cmd No cmd, leave
137014	323,201			OUT	201Q		Output cmd
137017	315,300,136			CALL	CMDIN		Wait to finish
137022 137025	315,115,137 315,145,137			CALL CALL	NFRA NNGA		Read in data result Chk for 2's compl
10/020	0109110910/						

137030 137035 137036 137037 137040 137042 137045 137050 137051 137052 137054 137055 137056 137055 137056 137060 137061 137063 137064 137065	311 003 003 012 346,200 312,057,137 315,123,102 003 012 366,200 002 013 311 003 012 346,177 002 013 311	EN NEGA PLUS	RET INX LDAX ANI JZ CALL INX LDAX OR STAX DCX RET INX LDAX ANI STAX DCX RET	B B 200Q PLUS FPNEG B 200Q B B B 177Q B B
137066 *Upon en	013 try to NFRM, BC	NFRM points to MS	DCX B in A	
137067 137070	013 012		DCX LDAX	B B
	shft mantissa to	conform to		
137071 137072	067 077		STC CMC	
137073	027		RAL	
137074	323,200		OUT	200Q
137076 137077	003 012		INX LDAX	B B
137100	027		RAL	D
137101	323,200		OUT	200Q
137103	003		INX	B
137104	012		LDAX	В
137105	027		RAL	
137106	323,200		OUT	200Q
137110 137111	003 012		INX LDAX	B B
137112	323,200		OUT	200Q
137114	311		RET	2009
137115	333,200	NFRA	IN	200Q
137117	002		STAX	В
*BC pair		ddress in AC		
137120	333,200		IN	200Q
137122 137123	013		DCX STAX	B B
137123	002 013		DCX	B
137125	333,200		IN	200Q

Thru APU op, leave Bump to MSB Of mantissa Get MSB Heath minus? No Call BASIC neg To make pos Now at exponent Make 9511 neg Put in accx Thru Handle pos case Conform to 9511 Leave ptr at MSB Leave Get to LSB Get LSB in a Set carry to O Left shft LSB Put LSB on 9511 stac Next byte Left shft Put on stack MSB Left shft MSB on stack Now do exp Exp on stack Leave Read result Have exp Get MSB Of mantissa Store in ACCX Next to MSB

137127 137130 137131 137133 137134 137137 137140 137141 137142 137145	002 013 333,200 002 315,165,136 003 003 003 311 012	NNGA	STAX DCX IN STAX CALL INX INX INX RET LDAX	B B 200Q B ROUND B B B B	Store in accx LSB ACCX Round off Point to Exp Leave Get exp
*Assume 137146 137150 137153 137154 137156 137157 137161 137164 137165 137167	BC points to e 346,200 312,174,137 012 346,177 002 346,100 302,170,137 012 306,200 002	exponent of	mantissa ANI JE LDAX ANI STAX ANI JNE LDAX ADI STAX	200Q PLS B 177Q B 100Q NNG B 200Q B	Neg? No Get exp Turn off 9511 sign Store in accx Neg exp Yes Put into BASIC fmt
137170 137173 137174 137175 137177 137202 137203 137205 137206 137210	315,123,102 311 012 346,100 302,206,137 012 306,200 002 311	NNG PLS END WORK	CALL RET LDAX ANI JNZ LDAX ADI STAX RET DS	FPNEG B 100Q END B 200Q B 4	Make neg Leave Get exp Neg exp? Yes No Make BASIC fmt Return to mainline

### BASIC 10.05.00 Replacements

MODULE	LOC	EXISTING CODE	РАТСН
ATAN PWR TAN COS SIN LOG EXP SQRT FPDIV FPMUL FPSUB FPADD	064163 062003 064000 063262 063254 062362 062232 063115 103101 102144 102007 101201	305,072,070 315,015,100 315,007,065 305,315,007 021,336,111 305,041,070 305,072,070 305,315,175 315,036,104 315,036,104 315,036,104	315,217,135,303,046,136 315,217,135,303,254,135 315,217,135,303,305,135 315,217,135,303,321,135 315,217,135,303,335,135 315,217,135,303,351,135 315,217,135,303,365,135 315,217,135,303,001,136 315,217,135,353,303,111,136 315,217,135,353,303,063,136 315,217,135,353,303,015,136 315,217,135,353,303,137,136
	101101	010,000,10	010,217,100,000,000,107,107

042300 042301	365 363	IRP	PUSH DI	PSW	Save status Lock others out
042302	333,200		IN	2000	Read MSB
042304	062,XXX,XXX		STA	2004	Store it
042307	333,200		IN	2000	Read LSB
042311	062,XXX,XXX		STA		Store it
042314	373		ΕI		Unlock
042315	361		POP	PSW	Restore
042316	311		RET		Leave

This interrupt service routine inputs a 16 bit result after the APU-H has completed the requested operation and generated an interrupt to the CPU

040100 040103 040104 040105 040107 040110 040111 040113 040114 040115 040117 040120 040121 040123 040125 040127 040123 040125 040127 040131 040133 040136 040140 040141 040145 040145	052,152,040 353 032 323,200 033 032 323,200 033 032 323,200 033 032 323,200 076,156 323,201 333,201 346,200 302,127,040 333,200 022 333,200 022 333,200 022 311 000,000	SMUL	LHLD XCHG LDAX OUT DCX LDAX OUT DCX LDAX OUT DCX LDAX OUT MVI OUT IN ANI JNZ IN STAX IN INX STAX RET DB DB	040152A D 200Q D 200Q D 200Q D 200Q D 200Q A,156Q 201Q 201Q 201Q 201Q 201Q 200Q IN 200Q D 200Q D D 200Q D 0,0 0,0	Get op addr Use de Get 1sb Output Get to msb Get msb Output Next op 1sb Get 1sb Output Msb Get msb Get cmd Output Now get status Status thru? No Msb of result Store LSB of result Store it 1st oprnd 2nd oprnd
040152	151,040		D3	1510,040Q	Pointer

This software performs a fixed point multiplication between 2 16 bit numbers. The least significant byte of the second number is pointed to by the value in location 040152