

Universal Synchronous Receiver/Transmitter


Features

- 500kHz Data Rates
- Internal Sync Detection
- Fill Character Register
- ☐ Double Buffered Input/Output
- □ Bus Oriented Outputs
- ☐ 5-8 Bit Characters
- Odd/Even or No Parity
- ☐ Error Status Flags
- ☐ Single Power Supply (+5V)
- ☐ Input/Output TTL-Compatible

General Description

The S2350 Universal Synchronous Receiver Transmitter (USRT) is a single chip MOS/LSI device that totally replaces the serial-to-parallel and parallel-to-serial conversion logic required to interface a word parallel controller or data terminal to a bit-serial, synchronous communication network.

The USRT consists of separate receiver and transmitter sections with independent clocks, data lines and status. Common with the transmitter and receiver are word length and parity mode. Data is transmitted and received in a NRZ format at a rate equal to the respective input clock frequency.



S2350

S2350

Data messages are transmitted as a contiguous character stream, bit synchronous with respect to a clock and character synchronous with respect to framing or "sync" characters initializing each message. The USRT receiver compares the contents of the internal Receiver Sync Register with the incoming data stream in a bit transparent mode. When a compare is made, the receiver becomes character synchronous formatting a 5, 6, 7, or 8-bit character for output each character time. The receiver has an output buffer register allowing a full character time to transfer the data out. The receiver status outputs indicate received data available (RDA), receiver overrun (ROR), receive parity error (RPE) and sync character received (SCR). Status bits are available on individual output lines and can also be multiplexed onto the output data lines for bus organized systems. The data lines have tri-state outputs.

The USRT transmitter outputs 5, 6, 7, or 8-bit characters with correct parity at the transmitter serial output

(TSO). The transmitter is buffered to allow a full character time to respond to a transmitter buffer empty (TBMT) request for data. Data is transmitted in a NRZ format changing on the positive transition of the transmitter clock (TCP). The character transmitter fill register is inserted into the data message if a data character is not loaded into the transmitter after a TBMT request.

Typical Applications

and the same of	all the	The state of the s
	A Tours was a set on the	L'ampharais.
4 1 1	E ENTITEDINE	L CHIDHCLAIS
and the second	COTTANDOR	Peripherals

- ☐ Communication Concentrators
- ☐ Integrated Modems
- ☐ High Speed Terminals
- ☐ Time Division Multiplexing
- ☐ Industrial Data Transmission

Absolute Maximum Ratings

	0°C to + 70°C
Ambient Temperature Under Bias	65°C to ± 150°C
	— 00 0 10 Т 100 0
n 'table II lance on envr Din with Respect to [FR[]][N]	合新的 经国际 的复数新闻 电液分解的 经申请 电热电流 机热度 医透透透透 克克尔 化二氢亚氯亚氮亚
No Walter Walters on any Pin with Respect to GROUND	
Power Dissipation	

D.C. (Static) Electrical Characteristics* ($V_{CC} = 5.0V \pm 5\%$; $T_A = 0$ °C to +70°C unless otherwise noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{IH}	Input High Voltage	2.0		v_{cc}	V	
V _{IL}	Input Low Voltage	- 0.5		+ 0.8	V	
I _{IL}	Input Leakage Current			10	μΑ	$V_{\rm IN} = O_{\rm TO} \ V_{\rm CC} \ V$
V _{OH}	Output High Voltage	2.4			V	$I_{OH} = -100\mu A$
V _{OL}	Output Low Voltage			+ 0.4	V	$I_{\rm OL} = 1.6 {\rm mA}$
CIN	Input Capacitance			10	pF	$V_{IN} = 0V$; $f = 1.0MHz$
Cour	Output Capacitance			12	pF	$V_{IN} = 0V; f = 1.0MHz$
I _{CC}	V _{CC} Supply Current	WA I		100	mA	No Load; V _{CC} = 5.25V

^{*}Electrical characteristics included in this advanced product description are objective specifications and may be subject to change.

A.C. (Dynamic) Electrical Characteristics* ($V_{CC} = 5.0V \pm 5\%$; $T_A = 0$ °C to + 70°C unless otherwise noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
TCP, RCP	Clock Frequency	DC		500	kHz	

Input Pulse Widths


AMI.


P_{TCP}	Transmit Clock	900		nsec	CL = 20pF
P_{RCP}	Receive Clock	900		nsec	1TTL Load
P_{RST}	Reset	500		nsec	
P_{TDS}	Transmit Data Strobe	200	ASOLUTION OF	nsec	
P_{TFS}	Transmit Fill Strobe	200		nsec	
P_{RSS}	Receive Sync Strobe	200		nsec	
P _{CS}	Control Strobe	200		nsec	
P_{RDE}	Receive Data Enable	400		nsec	Note 1
P_{SWE}	Status Word Enable	400		nsec	Note 1
P_{RR}	Receiver Restart	500		nsec	

Switching Characteristics

T_{TSO}	Delay, TCP Clock to Serial Data Out		700	nsec	
T_{TBMT}	Delay, TCP Clock to TBMT Output		1.4	μsec	
T_{TBMT}	Delay, TDS to TBMT	e establishede e establishede repopularie	700	nsec	ar egyelejet (fastelike och governinge av timet och eller och eller Georgesejet trag och erke och av fastagljände kontrekjet och gen Georgesejet trag och erke och av fastagljände kontrekjet och gen
T_{STS}	Delay, SWE to Status Reset		700	nsec	
$T_{ m RDO}$	Delay, SWE, RDE to Data Outputs		400	nsec	1TTL Load
T _{HRD0}	Hold Time SWE, RDE to Off State		400	nsec	$C_L = 130 pF$
T_{DTS}	Data Set Up Time TDS, TFS, RSS, CS	0		nsec	
T_{DTH}	Data Hold Time TDS	700		nsec	
T_{DTI}	Data Hold Time TFS, RSS	200		nsec	
T _{CNS}	Control Set Up Time NDB1, NDB2, NPB, POE	0		nsec	
T_{CNH}	Control Hold Time NDB1, NDB2, NPB, POE	200		nsec	
T_{RDA}	Delay RDE to RDA Output	700	 Andrige gard	nsec	

NOTE 1: Required to reset status and flags.





Pin Definitions

Pin	Label	Function						
(1)	GND	Ground						
(2)	V_{CC}	+ 5 Volts ± 5%						
(14)	RESET	MASTER RESET. A V _{IH} initializes both the receiver and transmitter. The Transmitter Shift Register is set to output a character of all logic 1's. FCT is reset to V _{OL} and TBMT set to V _{OH} indicating the Transmitter Holding Register is empty. The receiver status is initialized to a V _{OL} on RPE, SCR, and RDA. The syncharacter detect logic is inhibited until a RR pulse is received.						
5-22)	D0-D7	DATA INPUTS. Data on the eight data lines are loaded into the Transmitter Holding Register by TDS, the Transmitter Fill Register by TFS, and the Receiver Sync Register by RSS. The character is right justified with the LSB at D0. For word lengths less than 8 bits, the unused inputs are ignored. Data transmission is LSB first.						
(38)	TDS	TRANSMIT DATA STROBE. A $V_{\rm IL}$ loads data on D0-D7 into the Transmitter Holding Register and resets TBMT to a $V_{\rm OL}$.						
(24)	TFS	TRANSMIT FILL STROBE. A $V_{\rm IL}$ loads data on D0-D7 into the Transmitter Fill Register. The character in the Transmitter Fill Register is transmitted whenever a new character is not loaded in the allotted time.						
(23)	RSS	RECEIVER SYNC STROBE. A $V_{\rm IL}$ loads data on D0-D7 into the Receiver Sync Register. SCR is set to $V_{\rm OH}$ whenever data in the Receiver Shift Register compares with the character in the Receiver Sync Register.						
(9)	ТВМТ	TRANSMIT BUFFER EMPTY. A V_{OH} indicates the data in the Transmitter Holding Register has been transferred to the Transmitter Shift Register and new data may be loaded. TBMT is reset to V_{OL} by a V_{IL} on \overline{TDS} . A V_{IH} on RESET sets TBMT to a V_{OH} . TBMT is also multiplexed onto the RD7 output (26) when \overline{SWE} is at V_{IL} and \overline{RDE} is at V_{IH} .						
(6)	TSO	TRANSMITTER SERIAL OUTPUT. Data entered on D0-D7 are transmitted serially, least significant bit first, on TSO at a rate equal to the Transmit Clock frequency, TCP. Source of the data to the transmitter shift register is the Transmitter Holding Register or Transmitter Fill Register.						
(36)	TCP	TRANSMIT CLOCK. Data is transmitted on TSO at the frequency of the TCP input in a NRZ format. A new data bit is started on each negative to positive transition (V _{IL} to V _{IH}) of TCP.						
(26 – 33)	RD7-RD0	RECEIVED DATA OUTPUTS RD0-RD7 contain data from the Receiver Output Register or selective status conditions depending on the state of SWE and RDE per the following table:						
		(34) (35) (33) (32) (31) (30) (39) (28) (27) (26) SWE RDE RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7						
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$						
		X — Output is in the OFF or Tri-State condition DB0 — LSB of Receiver Output Register DB7 — MSB of Receiver Output Register						



Pin Definitions (continued)

Pin	Label	DESCRIPTION OF THE PROPERTY OF	Function		4377
	RDE	Register onto the outp	BLE. A V_{IL} enables that data lines $RD0-RD7$ to the V_{OL} cond	7. The trailing e	
(7)			RANSMITTED. A V _{OH} ster has been transfer		
ordendelik i Marji II Senggan on one arrondik		FCT is reset to V _{OL} w Register to the Transm the SWE pulse, or whe	hen data is transferred itter Shift Register, or or no RESET is V _{IH} .	from the Trans the trailing edg	smitter Holding ge (V _{IL} to V _{IH}) o
		FCT is multiplexed ont V_{IH} .	o the RD6 output (27) wh	en SWE is at V _I	L and RDE is a
(25)	RSI	RECEIVER SERIAL	INPUT. Serial data is on ant bit first, on RSI at a		
(37)	RCP	Register at the freque	ta is transferred from Incy of the RCP input. Insition (V _{IH} to V _{IL}) of R	Each data bit is	
(12)	RDA		AILABLE. A V _{OH} indicater Shift Register to the		
			the trailing edge ($V_{\rm IL}$ to	소문사이 그 이번 개선 경험 경험 지하시면 하는 것	1 <u>1</u>
outin victorio più ciambo heropitori Gran in la Damorio est. Tile teolisi		RDA is multiplexed on	to the RD0 output (33) w	hen \overline{SWE} is V_{IL}	and $\overline{ ext{RDE}}$ is $ ext{V}_{ ext{II}}$
(8)	SCR		RECEIVED. A V _{OH} indical to the data in the Re	and the second of the second o	
		compare to the Receiv	hen the character in the er Sync Register, on the on RR or a V _{IH} on RES	trailing edge (V	Register does no IL to V _{IH} trans
e par planeten la la planeten en en en en entre en en particion en profesion en en en entre en en en entre en La companya en	antigen en mande en vision en del le en en en en en els en flere formet en els en en	SCR is multiplexed ont	o the RD3 output (30) wh	en SWE is a V _{II} .	and \overline{RDE} is V_I
(34)	SWE	STATUS WORD ENA	BLE. A V _{IL} enables the RD0-RD7.	internal status	conditions on
		The trailing edge of S	WE pulse resets FCT, R	OR, RPE, and S	CR to VOL.
(11)	ROR	Receiver Shift Registe	N. A V _{OH} indicates data r to the Receiver Output n the Output Register is	Register when I	
		ROR is reset by the to RESET or a V _{OL} to V _O	railing edge (V _{IL} to V _{IH}) _{OH} transition of RDA.	of SWE, a V _{IL}	on RR, a V _{IH} (
		ROR is multiplexed on	to the RD1 output (32) w	hen $\overline{\text{SWE}}$ is V_{IL}	and RDE is VI
(10)	RPE	received character tra parity selected by POF	ERROR. A V _{OH} indicate nsferred to the Output I a. RPE is reset with the range edge (V _{IL} to V _{IH}) of	Register does no next received ch	t agree with tharacter with co
		RPE is multiplexed on	to the RD2 output (31) w	hen SWE is VIL	and \overline{RDE} is $V_{\rm I}$



Pin Definitions (continued)

Pin	Label	section and \$	Function	\$16 (\$ 4). Ž	e de la compansa del compansa de la compansa del compansa de la co
	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	RDA, SCR, ROR, a the receiver in a bi between the conte Register. The nun NDB1 and NDB2. I is transferred to the	ART. A V _{IL} resets the receive and RPE to V _{OL} . The trailing extransparent mode to search ents of the Receiver Shift Reaber of data bits per character a compare is made SCR is the Receiver Output Register, framing an input character extraming an input character extraming an input character extraming an input character extramined and input character extramed and input character extramined and input character extramined and input character extramined and input character extramed and inp	dge of RR (V _{IL}) for a compariso egister and the er for the comp s set to V _{OH} , the and the receive	to V _{IH}) also puts n, each bit time Receiver Synd arison is set by e sync character
数据者创新的		NOTE: Parity is not che	ecked on the first sync character but is	enabled for every s	ucceeding character
(39)	NDB1		BITS. The number of Data Bits 32. The number of data bits d		
		NDR9	NDB1		TER LENGTH
		 A second of the control of the control	$egin{array}{c} V_{IL} \ V_{IL} \ V_{IH} \end{array}$		5 Bits 6 Bits 7 Bits 8 Bits
		For character leng	th less than 8 bits, unused inpu OL. Data is always right justif		
(3)	NPB		A V _{IH} eliminates generation of rity in the receiver. With pari		
(4)	POE		EN. A V_{IH} directs both the parity. A V_{IL} forces parity or ed.		
(5)			BE. A V _{II} , loads the control is rol Register. For static opera		
	managan dan penjadahan Labah dan penjadahan	The second state of the second		Park Western to 1 Park to Talk	THE PROPERTY OF THE PARTY.

그들이 뭐 같은 것이 들어가는 물이 가지 이번 있었다. 그 나는 작용 바람들은 15 중 100 100 12을 이용하면 사용했다.