## APU-H

# ARITHMETIC PROCESSOR CARD

CCM, INC. P.O. BOX 2308 RESTON, VA. 22091

#### Introduction

The APU-H is a high performance math processor card that adds a wide range of 16 and 32 bit fixed point and 32 bit floating point operations to the H8 system capabilities. The APU-H is well suited for virtually any application, scientific or business, where a computational capability is required.

#### Specifications

Fixed point operations	16 and 32 bit
Floating point operations	32 bit
Fixed point range (16 bit)	-32768 to +32767
Fixed point range (32 bit)	-2147483648 to +2147483647
Floating point range	$\pm$ (2.7 x 10 <sup>-20</sup> to 9.2 x 10 <sup>18</sup> )
Card size	6.25" x 12" (standard)
Clock frequency	2 Mhz but will accept up to 8 Mhz
Power requirements	100 ma at 18v DC 250 ma at 8v DC

#### Circuit operation

The APU-H is built around the Advanced Micro Devices AM9511A. This processor handles 16 and 32 bit fixed point and 32 bit floating point numbers in the basic arithmetic operations of addition, subtraction, multiplication and division as well as trigonometric, logarithmic and other complex operations.

The APU-H is viewed as 2 I/O ports by the H8. The operands for an operation (e.g., 2 addends in an addition) are first placed on a data stack addressable as one of the I/O ports. The command (addition, multiplication, etc) is placed on the other port, the operation is performed by the 9511 and the result in placed on the data stack. The result may be read in or left on the stack to be used in another operation.

Two methods are possible for determining when an operation is complete. The program may query a status bit on the APU-H and read in the result when completion of the operation is indicated. Or the end indication in the 9511 may be tied to one of the interrupt lines on the H8 and an interrupt service routine may input the result.

#### Operation of the APU-H is now described.

The APU-H is configured to appear as port 200 (octal) for data and port 201 for commands and status. U1 functions as an address decoder, activating the chip select (CS pin on the 9511) on I/O operations to address 200 or 201. The AO, or least significant address bit is not decoded, but tied directly to the command/data (C/D) pin on the 9511. This allows the 9511 to distinguish between commands and data. U2, along with U4 and U5 also serves an address decoding function for the inverting buffers U6 and U7 allowing data to be passed from the H8 bus to the 9511.

The PAUSE signal (pin 17 on the 9511) is tied to the READY line on the H8 bus and allows the 9511 to place the 8080A in a wait state while the data from the 9511 is placed on the data bus. This occurs after completion of a 9511 operation, an event which is marked by the END signal (pin 24 on the 9511) going from high to low. The RD and WR signals for the 9511 are taken (after inversion) from the IOR and IOW signals. The clock signal for the 9511 is taken from the H8 Ø2 signal.

A typical operation, such as an addition, begins by outputting the operands (2 addends) to port 200. For each operand the data should be output in the order of least significant to most significant byte. The operands will then sit on the data stack of the 9511. The addition command is then output to port 201. It is now necessary to determine when the operation is complete. Status from an operation is available by inputting the status byte on port 201 and completion may be tested by inspecting the high order bit. When this bit is 0 the operation is complete and the result may be input or another operation initiated. The result may be input by executing the appropriate number of IN 200 commands. The most significant byte of the result will be the top byte available in the data stack of the 9511 on 200. As indicated earlier the END signal may be used to generate an interrupt on one of the H8 interrupt lines. However, an interrupt service routine such as the sample in Appendix B must be provided.

#### Data considerations

Three data formats are supported on the APU-H: 32 bit floating point, 32 bit fixed point and 16 bit fixed point. Operands, consisting of data in these formats, for an operation must be placed in the data stack (port 200) in the order least significant byte first, most significant byte last. After an operation, data may be retrieved from the stack in the order most significant byte first, least significant byte last. The size of the stack is such that it will accommodate 8 of the 2 byte operands and 4 of the 4 byte operands.

The fixed point data operands are signed integers in binary 2's complement notation. The most significant or high order bit is the sign and 0 represents a positive number and 1 represents negative.

For floating point operands, the 32 bit operand is broken up into a 24 bit mantissa and 8 bits for exponent and sign bits. The mantissa is normalized which means that the most significant bit of the mantissa must be a 1 except in the special case of a 0 value, where all 32 bits are 0. The least significant (right most) 7 bits of the remaining 8 bits are devoted to the exponent and its sign. The exponent is an unbiased 2's complement number having a value between -64 and +63. The sign of the mantissa occupies the remaining and most significant bit and 0 indicates positive and 1 represents negative.

#### Command set

The 9511 IC on the APU-H has an extensive command set. These commands can generally be broken into arithmetic (add, subtract, sine, cosine, etc) and manipulation (housekeeping such as push or pop stack, sign change, etc). We strongly recommend the programmer become familiar with the commands as explained in pages 9-21 of the enclosed 9511 manual. All commands use data previously placed in the operand (data) stack, in the top of stack (and next on stack position). The result will always be placed on the top of stack position and will have the same precision and format as the data used as the operands.

#### Addressing the APU-H

As indicated previously, the APU-H responds to port addresses 200/201 for data and commands, respectively. However, the address decoding logic includes jumpers to alter the port addresses if necessary.

The least significant bit of the 8 bit port address is directly connected to the C/D pin on the 9511 and, of course, is not subject to alteration or jumpering. The 7 most significant bits of the port address may be altered through the use of jumper pads below U10 and U11.

When rejumpering to make the APU-H respond to an address other than the 200/201, keep in mind that for any address, all inputs to U1 must be high for a select signal to be generated and enable the 9511 data lines. Also, remember that because of inverted buffering on the address lines of the H8 CPU board, all address signals are presented to the APU-H in an inverted state.

The jumper pads are in groups of 3 and each group of 3 is in a triangular pattern. The left most group represents the A7 line and the right most group represents the A1 line. Within each group of pads the pad at the top of the triangle will always be jumpered to 1 of the 2 pads forming the base of this triangle. Connecting to the lefthand pad passes the signal to U1 without inversion. Connecting the top pad of any group to the right hand bottom pad inverts the signal before before it reaches U1 The address furnished, 200/201, is configured as shown below:

.\ /. /. /. /. /. /. /. A7 A6 A5 A4 A3 A2 A1

To make the APU-H respond, for example, to the 202/203 address range, change the right most group of pads to  $\$  and leave the others the same.

#### Basic interface

The source listings to assembly language code that allows two different interfaces with the APU-H for BASIC are provided at Appendix A.

The first interface method involves replacement of the Heath provided math routines in the Extended BASIC. This method of APU-H usage involves no differences in operation or programming aside from entering a high memory limit at BASIC initialization time. The second method utilizes the USR function of BASIC and any (not just the BASIC arithmetic operations) APU-H operation may be executed through USR. The USR method is substantially slower than the replacement method in terms of execution time.

The use of the 2 interfaces is described below. The discussion assumes a 16K memory configuration with the BASIC interface code near the top of available memory.

#### Replacement

This method simply "front ends" all calls to the Heath BASIC arithmetic routines and transfers control to APU-H based routines. The code at Appendix A should be keyed in or loaded. This code takes approximately 530 bytes of memory. The "patches" listed in Appendix A1 should be entered after BASIC is loaded in. Three bytes of the existing code for BASIC are included under the "Existing Code" column as a check to ensure the proper code is being overlaid.

The "patches" are provided for version 10.05.00 of the Extended BASIC. CCM will assist users in determining the appropriate locations for patches for other versions of Extended BASIC and the regular BASIC. CCM will require a cassette of the version of BASIC in question as well as a list of the utility routine entry points as generally provided in the BASIC manual. All material will be returned. Users wishing to develop their own patch lists can do so with little difficulty by using the BASIC source listing now available from Heath.

Once the patches are correctly implemented and the APU-H routines are in place, the operation of the APU-H should be transparent except for faster execution. Error codes, though taken from the 9511, remain essentially the same as in the BASIC math routines.

A high memory limit of 23839 (decimal) is appropriate for an H8 with 16K of memory.

#### USR interface

This interface accommodates floating point operations and is executed through the USR and POKE functions. As before, this discussion also assumes a 16K configuration with the BASIC interface code near the top of available memory. Usage of this method requires the UINT routines as well as the other code required for the replacement method.

Floating point numbers are transmitted to the APU-H data stack as arguments to the USR function. Only 1 value can be transmitted per function execution. Commands to the APU-H are transmitted by "POKE"ing them into location 23840 (decimal) or 135040 (octal) prior to the USR execution.

There are basically 2 types of operations which are callable from BASIC: those which use 1 data operand, such as square root and exponential; and those which require 2 data operands such as addition, subtraction, etc. (Note that all succeeding examples will assume that the service request bit in the command is off).

For those command operations involving 1 data element the BASIC program should POKE the decimal value of the appropriate command (e.g., 1 for square root and 9 for natural log) into 23840. (See the 9511 manual, page 4, for a command summary.) Then execute the USR function in the form X=USR(ARG) where ARG is the data (e.g., ARG would be a 2 when the square root of 2 was desired). When control is returned to BASIC from USR, X will contain the square root of 2. ARG may be a variable or the actual value of the number to be passed. The sequence

> POKE 23840,1 X=USR(2.00)

will perform the previously mentioned square root operation.

For those operations involving 2 data elements the BASIC program should POKE a O into location 23840 and then execute X=USR(ARG) where ARG contains the appropriate variable or data value. (Note that for certain operations a specific operand such as the dividend or minuend must be passed first. The 9511 manual contains the details on this.) With a O in location 23840 the interface will simply place the data in the argument on the 9511 stack. When control returns to BASIC from USR, POKE the appropriate command into 23840 and place the other data value in ARG and execute X=USR(ARG). When control returns this time from BASIC, X will contain the desired result. For example, to execute a 32 bit floating point add of 5.22 and 6.86 perform the following sequence of instructions:

POKE 23840,0 X=USR(5.22) POKE 23840,16 X=USR(6.86)

After the second USR call is executed X should contain the value 12.08.

To use the BASIC USR interface, key or load in the Appendix A subroutines. BASIC requires that the location of the routine to be called by execution of USR be placed in USRFCN. In version 10.05.00 of Extended BASIC, USRFCN is at 111303, but will be different for other versions of BASIC. The address of the first instruction in the BASIC interface is 135052. Place this value in 111303, least significant byte first. Therefore, the contents of 111303 will be 052135. Loading in the Appendix A routines and placing the address at USRFCN should take place after loading in BASIC but before starting it. Care should be taken to place the high memory limit for BASIC (at BASIC initialization time) below the address of the interface routines (below 135040 octal).

The BASIC interfaces were written specifically for the Heath implementations and are highly dependent on their method of representing floating point numbers. Their representation includes a mantissa that uses 2's complement notation and has 24 bits with the most significant bit being the sign bit. Other implementations of the BASIC language for the H8 may not use this structure and the furnished BASIC interfaces may not function correctly with them.

#### Assembly language usage

Unlike the BAJIC usage of the APU-H, assembly language usage is not limited to just 32 bit floating point operations; fixed point 16 and 32 bit operations are also available.

Developing the code to use the APU-H is relatively straightforward. The numbers, or operands, must be placed on the data stack of the 9511 on the APU-H using the OUT instruction. Once the data (1 or 2 operands) has been placed on the stack the command may then be output, again using the OUT instruction.

As sold, the APU-H comes with the data stack configured as I/O port 200 and the command stack as port 201.

The following sequence of instructions illustrates assembler usage of the APU-H. Assume the address of the least significant byte of the second operand is in register pair BC. This sequence multiplies 2 16 bit fixed point numbers:

LDAX LSB of multiplier В OUT 2000 to 9511 DCX MSB of multiplier B LDAX R OUT 2000 to 9511 LSB of multiplicand DCX В LDAX B 200Q to 9511 OUT MSB of multiplicand DCX B LDAX В OUT 2000 to 9511 MVI A,156Q SMUL CMD OUT 2010

The next step is to determine when the operation is complete. The 9511 contains a status register, accessible through port 201. The high order bit of the register indicates if the 9511 is busy (1=busy). The following code determines when the results may be read off the stack:

IN	IN	201Q	read in status
	ANI	200Q	busy?
	JNZ	IN	jmp to IN if not thru

The data is now ready to be removed from the stack, most significant byte first. Assume register pair BC points to the location where the most significant byte of the result is to be placed.

IN	200Q	read MSB		
STAX	В	store it		
INX	В	bump to next	store	place
IN	200Q	read LSB		
STAX	В			

Appendix C contains a listing of a subroutine for performing a multiply.

#### Interrupts

When the 9511 has completed an operation a high to low transition occurs on one of its pins, END (pin 24). This pin may be tied to one of the interrupt lines on the H8 thus generating an interrupt every time an operation completes. In this case, the interrupt is cleared by any read or write operation.

As sold, the APU-H has all interrupt logic disabled. To provide for interrupt usage, the following steps should be taken.

Jumper pad W to END Jumper pad Y to X Jumper pad INT to the desired interrupt line (1 to 7) Jumper pad Z is provided to invert the interrupt transition if necessary. Jumper pad Y to pad Z to have a low to high transition generate an interrupt. Use of the service request facility (explained below) of the 9511 may require the use of the inverter.

An interrupt service routine must be furnished and a JMP instruction to it placed in the proper UIVEC location (see the H8 manual for the description and listing of the panel monitor code and UIVEC). For example, to use the interrupt number 7 with a service routine at 42300, place a 303,300,042 at location 040061.

An interrupt service routine which begins at 042300 is listed in Appendix B.

Another use of interrupts which can control operation of the APU-H involves the use of the service request and acknowledge facilities. The high order bit in the command issued to the APU-H, if turned on, causes a low to high transition to occur on the SVREC pin at the completion of an operation. The SVREC pad is available for connection to pad W to allow it to generate an interrupt. The SVREC can be cleared by driving the SVACK line low or issuing another command where the high order bit is O.

Interrupts should only be used where the input of the results must truly be asynchronous. For those applications where the program must have the results of an operation to continue, the routines of the Assembly language section are faster. Consult the H8 manuals for further discussions of interrupts.

#### Other selectable features

U8, the 9511, operates at a clock frequency of 2 Mhz. The source for this signal is the Ø2 clock on the system bus. The APU-H as sold is set for 2Mhz systems. However, should an H8 CPU upgrade occur which includes higher frequencies, the jumpers in the vicinity of U9 should be reconfigured as follows:

> 4 Mhz jumper E to C jumper D to A 8 Mhz jumper E to C jumper D to B jumper F to A

#### Other APU-H operating considerations

The APU-H has a floating point range less than that supported by the Heath BASIC (see Specifications). In most applications this will not be a consideration, but it will impact computations involving very large numbers.

Slightly different results from those returned by the Heath BASIC may be noted when raising numbers to a power or using the LOG or EXP functions. Discussion of the accuracy of PWR (used by APU-H for exponentiation) LOG and EXP may be found in the 9511 manual under the respective headings.

#### References

A number of interesting and informative references exist on the AMD9511. Included are articles appearing in the April 24, 1980 issue of <u>Electronics</u>, the May 1978 issue of <u>Kilobaud</u>, and the September 1980 issue of Interface Age.

#### COMPONENTS

Integrated Circuits

U1 U2 U3-U5 U6,U7 U8 U9 U10 U11	74LS30 74LS00 74LS04 74LS240 AMD9511A 7474 7805 7812
Capacitors	
C1,C3 C2,C4 C5-C14	2.2 ufd 35v tantalum 10 ufd 35v electrolytic .1 ufd 25v disc ceramic
Resistors	
R1 R2	3.3K ¼watt 10K ¼watt
Miscellaneous	
Printed circuit board Molex edge connectors Bracket 6-32 ½ screw (4) 6-32 nut (2) #6 lockwasher (2) 4-10 ½ screw (2) 4-40 nut (2) Connector key (1)	6.25"×12" (2) 22-15-2251

The following code of Appendix A performs both the USR functions as well as replacing the BASIC math routines.

The tasks of each routine (or group of routines) are now described.

Routines UINT to loc 135167 are branched to by a USR call in BASIC and and set things up for the 9511 operation.

Routine STUP takes a 4 byte floating point number, loads it into ACCX and calls APU.

Routine SAVE saves and restores register contents upon entry/exit to the APU based routines (not used by USR).

Routine PUSHA saves 4 bytes in a specified work area.

Routines PWR through FPADD are APU based routines that take the place of the original BASIC routines.

Routine CMDIN reads the result from a 9511 operation and checks err status.

Routines APU through PLS perform the interfacing with the 9511 as well as reformatting data between 9511 and BASIC formats. APU through loc 137030 is the driver for this section of code.

Routine ROUND rounds the 9511 answer to the Heath BASIC precision.

* BASIC	USR interface	routine			
135040	000	FLG	DB	000Q	9511 CMD area
135041	000	FLG3	DB	0000	1st time flg
135042	000,000,000	DATAA	DB	0,0,0,0	Store 1st oprnd
135046	000,000,000	DATAB	D3	0,0,0,0	Store 2nd oprnd
135052	072,040,135	UINT	LDA	FLG	See if cmd there
135055	376,000		CPI	0000	
135057	302,076,135		JNZ	SEC	CMD, take branch
135062	076,100		MVI	A,100Q	Set flag to indicate
135064	062,041,135		STA	FLGB	1st oprnd there
135067	001,042,135		LXI	B,DATAA	Store oprnd
135072	315,236,135		CALL	PUSH	
135075	311		RET		
135076	072,041,135	SEC	LDA	FLGB	1st or sec pass
135101	376,100		CPI	100Q	
135103	312,125,135		JE	TWO	2nd, take brnch
135106	072,040,135		LDA	FLG	
135111	062,000,137		STA	137000A	Single op cmd (SQRT)
135114	315,001,137		CALL	APU	
135117	076,000		MVI	A,000Q	Clr flg before leave
135121	062,041,135		STA	FLGB	
135124	311		RET		
135125	001,046,135	CWT	LXI	B,DATAB	Save 2nd oprnd
135130	315,236,135		CALL	PUSH	
135133	076,000		MVI	A,000Q	Set APU routine
135135	062,000,137		STA	137000A	for operation
135140	041,042,135		LXI	H,DATAA	Get 1st oprnd
135143	315,172,135		CALL	STUP	Put oprnd on 9511 stck
135146	072,040,135		LDA	FLG	Do second oprnd
135151	062,000,137		STA	137000A	
135154	041,046,135		LXI	H,DATA3	
135157	315,172,135		CALL	STUP	Do cmd
135162	076,000		MVI	A,000Q	Clr flg
135164	062,041,135		STA	FLG3	
135167	311		RET		Leave

* Move	an operand to	ACCX and call	APU		
135172	353	STUP	XCHG		H to D
135173	001,066,040		LXI	B,ACCX	Work area
135176	046,004		MOV	H.0040	
135200	032	LDA	LDAX	D	
135201	002		STAX	В	
135202	003		INX	3	
135203	023		INX	D	
135204	045		DCR	Н	Thru?
135205	302,200,135		JNZ	LDA	No
135210	001.066.040		LXI	B.ACCX	Repoint to wk area
135213	315,001,137		CALL	APU	
135216	311		RFT		Thru
135217	343	SAVE	XTHL		Save reg status
135220	325		PUSH	D	
135221	305		PUSH	3	
135222	001,227,135		LXI	LVA	Set for future exit
135225	305		PUSH	В	
135226	351		PCHL		Status saved
135227	301	LVA	POP	З	Restore exit addr
135230	321		POP	D	
135231	341		POP	Н	
135232	311		RET		Status restd for BASIC
* Save	4 bytes of dat	ta in a work an	rea		
135233	001,210,137	PUSHA	LXI	B,WORK	Get work addr
135236	021,066,040	PUSH	LXI	D,ACCX	Get accx addr
135241	046,004		VOM	H,004Q	4 bytes
135243	032	LDAA	LDAX	D	
135244	002		STAX	В	
135245	003		INX	В	
135246	023		INX	D	
135247	045		DCR	Н	
135250	302,243,135		JNZ	LDAA	
135253	311		RET		

135254	325	PWR	PUSH	D	Save D
135255	315,233,135			PUSHA u	Save curr ALLX Bring D to H
135261	076 000		MOV	A 0000	Bring D to n
135263	062 000 137			1270004	PUL OP ON SICK
135265	315 172 135		CALL	STUD	
135271	0/1 210 127		LALL	JUDP	Cot prov ACCY
135271	076 012		LAI	H, NUKK	Get prev ACCA
125276	062 000 127		10V	A,013Q	Stand and
135270	315 $17'$ $125$		STA		
135301	211		DET	3109	DU PMR
125205	001 066 040	ΤΛΝ	KE I	D ACCV	DK LU BASIL
135305	001,000,040	IAN	LAI	D,AULA	Tan and
135310	0.00,000		STA	FLAC	ran ciliu
135312	315 001 137		CALL	ADU	Do tan
135320	313,001,137		DET	AFU	
135320	001 066 040	200		R ACCY	Accx addr
135324	076 003	005	MOV	A 0030	Cos addi
135326	062 000 137		STA	FLAG	COS CIIId
135331	315,001,137			ΔΡΠ	Do cos
135334	311		RFT	711 0	Bk to BASIC
135335	001.066.040	SIN	IXI	B. ACCX	Accx addr
135340	076,002	0111	MOV	A.0020	Sin cmd
135342	062,000,137		STA	FLAG	
135345	315.001.137		CALL	APU	Do sin
135350	311		RET		Bk to BASIC
135351	001,066,040	LOG	LXI	B.ACCX	Accx addr
135354	076,011		MOV	A,011Q	Ln cmd
135356	062,000,137		STA	FLAG	
135361	315,001,137		CALL	APU	Do ln
135364	311		RET		Bk to BASIC
135365	001,066,040	EXP	LXI	B,ACCX	Accx addr
135370	076,012		MOV	A,012Q	Exp cmd
135372	062,000,137		STA	FLAG	
135375	315,001,137		CALL	APU	Do exp
136000	311		RET		Bk to BASIC
136001	001,066,040	SQRT	LXI	B,ACCX	Accx addr
136004	076,001		MOV	A,001Q	Sqr cmd
136006	062,000,137		STA	FLAG	
136011	315,001,137		CALL	APU	Do sqr
136014	311		RET		Bk to BASIC

136015 136016 136021 136022 136024 136027 136032 136035 136037	345 315,233,135 341 076,000 062,000,137 315,172,135 041,210,137 076,021 062,000,137 315 172 135	FPSUB	PUSH CALL POP MOV STA CALL LXI MOV STA	H PUSHA H A,000Q FLAG STUP H,NORK A,021Q FLAG STUP	Put current ACCX on wk Indic operand on stck Plac op on stck Get orig ACCX Sub cmd
136042 136045 136046 136051 136053 136056 136061 136062	311 001,066,040 076,007 062,000,137 315,001,137 311	ATN	RET LXI MVI STA CALL RET NOP	B,ACCX A,007Q FLAG APU	Accum Addr Atan cmd Store cmd Do atan Leave
136063 136066 136067 136071 136074 136077 136101 136104	001,066,040 345 076,000 062,000,137 315,001,137 076,022 062,000,137 341	FPMUL	LXI PUSH MOV STA CALL MOV STA POP	B,ACCX H A,OOOQ FLAG APU A,O22Q FLAG H	Accx addr Save H Multiplicand on 9511 Mul cmd
136105 136110 136111 136112 136115 136117 136122 136125 136126 136130 136133 136136	315,172,135 311 345 001,066,040 076,000 062,000,137 315,001,137 341 076,023 062,000,137 315,172,135	FPDIV	CALL RET PUSH LXI MOV STA CALL POP MOV STA CALL	STUP H B,ACCX A,000Q FLAG APU H A,023Q FLAG STUP	Do mul Bk to BASIC Save H Get Accx addr Put operand on 9511 Restore H Div cmd Do div
136137 136142 136143 136145 136150 136153 136155 136160 136161 136164	001,066,040 345 076,000 062,000,137 315,001,137 076,020 062,000,137 341 315,172,135 311	FPADD	LXI PUSH MOV STA CALL MOV STA POP CALL RET	B,ACCX H A,000Q FLAG APU A,020Q FLAG H STUP	Accx addr Save H Put Addend on 9511 Add cmd Do add Bk to BASIC

* This	code rounds 9511	answer	before pass	ing it back	to BASIC
136165	346.001	ROUND	ANI	0010	Need round?
136167	312,235,136		.17	NORD	No
136172	140		MOV	H.B	Set
136173	151		MOV	1 0	to use H and I
136174	006 002		MVT	B 0020	Set to
126176	076 001		MVT	A 0010	Add 001
1001/0	070,001			A,UUIQ	In Job
136200	200	DN	ADD		111 120
136201	16/	RN	MOV	M,A	
136202	043		INX	Н	
136203	076,000		MOV	A,000Q	Propogate
136205	216		ADC	M	Carry
136206	005		DCR	В	If there
136207	302,201,136		JNZ	RN	Thru 3 bytes
136212	167		MOV	M,A	
136213	334,243,136		CC	SO	Leave if carry on
136216	104		MOV	B.H	Back to BC rp
136217	115		MOV	C	
136220	067	SHE	STC	• ,=	Clear carry
136221	077	0111	CMC		orear ourry
136222	037		RAR		Back to 23 bits
136223	002		STAX	R	Save first byte
126224	013		DCY	B	Save Thist byte
126225	012			B	
126226	012			Ъ	Next byte
100220	002		CTAN	P	Next by Le
130227	002		DCV	D	
136230	013			D	
136231	012		LDAX	В	Nout but
136232	037		RAR	D	Next byte
136233	002		STAX	3	
136234	311		REI		Leave
136235	003	NORD	INX	В	No rnd requ'd; set
136236	003		INX	В	
136237	012		LDAX	B	
136240	303,220,136		JMP	SHF	
136243	043	SO	INX	Н	This code handles
136244	176		MOV	A,M	Mantissa ovfl caused
136245	346,100		ANI	100Q	By round
136247	064		INR	Μ	
136250	206		ADD	M	
136251	346,100		ANI	1000	Ovflo?
136253	302,220,070		JNZ	ERR. OV	
136256	053		DCX	Н	Set to ret to mainline
136257	066 200		MVT	M. 2000	
136261	076,200		MVT	A 2000	
136263	311		RET	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
100200	511				
•	Patch area				
	ruccii ureu				

136277

136300	333,201	CMDIN		IN	2010		Read status
*This co	de determines	when APU	ор	complete	and checks	for	errors
136302	147			MOV	H,A		Save A
136303	346,200			ANI	200Q		Busy?
136305	302,300,136			JNZ	CMDIN		NO
136310	376 000			MUV	A,H		Restore d
136313	310			R7	0000		Yes
136314	346.077			ANT	0770		Only err bits
136316	376,020			CPI	0200		Div by 0
136320	312,161,070			JZ	ERR.DD		Yes
136323	376,010			CPI	010Q		Invalid num?
136325	312,166,070			JZ	ERR.IN		Yes
136330	376,030			CPI	030Q		Ovrflw?
136332	312,220,070			JZ	ERR.OV		Yes
136335	346,002			ANI	002Q		Ovrflw?
13633/	302,220,070			JNZ	ERR.OV		res Destano
136342	1/4			MOV	A,H		Restore d Undeflw?
136345	340,004			D7	0040		No
136346	001 000 000				B.0		Yes, make 0
136351	120			MOV	D.B		res, marce s
136352	130			MOV	E.B		
136353	041,066,040			LXI	H,ACCX		
136356	163			MOV	M,E		Move in O
136357	043			INX	Н		Nxt
136360	162			MOV	M,D		
136361	043			INX	Н		
136362	161			MOV	M,C		Nuch
136363	043			INX	H		NXT
136364	160			POP	М, <b>Б</b> Ц		Simulato not
136365	341			IMP	FN		
137000	000	FLAG		DB	0000		Leave
137001	315,035,137	APII		CALL	NEGA		Chk 2's compl
137004	315,066,137	711 0		CALL	NFRM		Output operands
137007	072,000,137			LDA	FLAG		Chk for presence
137012	376,000			CPI	000Q		Of cmd
137014	310			RZ			No cmd, leave
137015	323,201			OUT	201Q		Output cmd
137017	315,300,136			CALL	CMDIN		Wait to finish
137022	315,115,137			CALL	NFRA		Read in data result
137025	315,145,137			CALL	NNGA		Chk for 2's compl

137030	311	EN NEGA	RET	R
137036	003	NECA	INX	B
137037	012		LDAX	B
137040	346,200		ANT	2000
137042	312.057.1	37	.17	PLUS
137045	315,123,1	02	CALL	FPNEG
137050	003		INX	B
137051	012		LDAX	B
137052	366,200		OR	2000
137054	002		STAX	В
137055	013		DCX	В
137056	311		RET	
137057	003	PLUS	INX	В
137060	012		LDAX	В
137061	346,177		ANI	1770
137063	002		STAX	В
137064	013		DCX	В
137065	311		RET	
137066	013	NFRM	DCX	В
*Upon en	try to NFR	M, BC points to M	1SB in A	ССХ
137067	013		DCX	В
137070	012		LDAX	В
*Set to	shft manti	ssa to conform to	9511	
137071	067		STC	
137072	077		CMC	
137073	027		RAL	
137074	323,200		OUT	200Q
137076	003		INX	В
137077	012		LDAX	В
137100	027		RAL	
13/101	323,200		001	200Q
13/103	003		INX	В
13/104	012		LDAX	В
13/105	027		RAL	0000
13/106	323,200			200Q
13/110	003			В
13/111	012		LUAX	B
13/112	323,200			2000
13/114	311		KE I TN	2000
13/115	333,200	NEKA		200Q
13/11/	UUZ	ave address in 1	STAN	D
^BC pair	222 200	exp address in F		2000
127120	012			200Q
137122	013		STAY	B
137123	013		DCY	B
137125	333 200		TN	2000
10/120	555,200		TIN	2000

Thru APU op, leave Bump to MSB Of mantissa Get MSB Heath minus? No Call BASIC neg To make pos Now at exponent Make 9511 neg Put in accx Thru Handle pos case Conform to 9511 Leave ptr at MSB Leave Get to LSB Get LSB in a Set carry to O Left shft LSB Put LSB on 9511 stac Next byte Left shft Put on stack MSB Left shft MSB on stack Now do exp Exp on stack Leave Read result Have exp Get MSB Of mantissa Store in ACCX Next to MSB

137127 137130	002 013		STAX DCX	B B	Store in accx LSB
13/131	333,200		IN	200Q	ACCV
13/133	215 165 126		SIAX	BOTIND	ALLX
13/134	002		CALL	RUUND	Round off
13/13/	003			D	
13/140	003		T NX	B	Exp
13/141	003			В	Leave
13/142	311	NINCA	KEI	D	
13/145	UIZ	NNGA	LUAA	В	Get exp
*Assume	BL points to	exponent o	T mantissa	2000	No 2
13/140	346,200		ANI	200Q	Neg :
13/150	312,1/4,13/		JE	PLS	NO Cat aug
13/153	012		LDAX	B 1770	Get exp
13/154	346,1//		ANI	1//Q	lurn off 9511 sign
13/150	002		SIAX	B	Store in accx
13/15/	346,100		ANI	1000	Neg exp
13/161	302,1/0,13/		JNE	NNG	Yes
13/164	012		LDAX	В	
137165	306,200		ADI	2000	Put into BASIC fmt
13/16/	002	NING	STAX	В	
13/1/0	315,123,102	NNG	CALL	FPNEG	Make neg
13/1/3	311	51.0	REI		Leave
13/1/4	012	PLS	LDAX	B	Get exp
137175	346,100		ANI	100Q	Neg exp?
137177	302,206,137		JNZ	END	Yes
137202	012		LDAX	В	No
137203	306,200		ADI	200Q	Make BASIC fmt
137205	002		STAX	В	
137206	311	END	RET		Return to mainline
137210		WORK	DS	4	

### BASIC 10.05.00 Replacements

MODULE	LOC	EXISTING CODE	PATCH
ATAN PWR TAN COS SIN LOG EXP SQRT FPDIV FPMUL FPSUB	064163 062003 064000 063262 063254 062362 062232 063115 103101 102144 102007	305,072,070 315,015,100 315,007,065 305,315,007 021,336,111 305,041,070 305,072,070 305,315,175 315,036,104 315,036,104 315,036,104	315,217,135,303,046,136 315,217,135,303,254,135 315,217,135,303,305,135 315,217,135,303,305,135 315,217,135,303,321,135 315,217,135,303,351,135 315,217,135,303,365,135 315,217,135,303,001,136 315,217,135,353,303,011,136 315,217,135,353,303,015,136 315,217,135,353,303,015,136
	101201	010,000,101	010,217,100,000,000,107,100

042300	365	IRP	PUSH	PSW	Save status
042301	363		DI		Lock others out
042302	333,200		IN	200Q	Read MSB
042304	062,XXX,XXX		STA		Store it
042307	333,200		IN	200Q	Read LSB
042311	062,XXX,XXX		STA		Store it
042314	373		ΕI		Unlock
042315	361		POP	PSW	Restore
042316	311		RET		Leave

This interrupt service routine inputs a 16 bit result after the APU-H has completed the requested operation and generated an interrupt to the CPU

040100	052,152,040	SMUL	LHLD XCHG	040152A	Get op addr Use de
040104	032		IDAX	D	Get 1sb
040105	323,200		OUT	2000	Output
040107	033		DCX	D	Get to msb
040110	032		LDAX	D	Get msb
040111	323,200		OUT	2000	Output
040113	033		DCX	D	Next op 1sb
040114	032		LDAX	D	Get 1sb
040115	323,200		OUT	200Q	Output
040117	033		DCX	D	Msb
040120	032		LDAX	D	Get msb
040121	323,200		OUT	200Q	
040123	076,156		MVI	A,156Q	Get cmd
040125	323,201		OUT	201Q	Output
040127	333,201	IN	IN	201Q	Now get status
040131	346,200		ANI	200Q	Status thru?
040133	302,127,040		JNZ	IN	No
040136	333,200		IN	200Q	Msb of result
040140	022		STAX	D	Store
040141	333,200		IN	200Q	LSB of result
040143	023		INX	D	<b>.</b>
040144	022		STAX	D	Store it
040145	311		RET		
040146	000,000		DB	0,0	lst oprnd
040150	000,000		DB	0,0	2nd oprnd
040152	151,040		D3	1510,040Q	Pointer

This software performs a fixed point multiplication between 2 16 bit numbers. The least significant byte of the second number is pointed to by the value in location 040152