




P1 MEMORY
0.025 pins
on 0.100
centers



Notes:


1. U11 powered by 4.3v; all others by VCC. D1-7=1N4148. R5-7=2.2K. Uses C1-15, D1-11, P1-2, R1-11, U1-12.

- MUX RAM between video/Z80. Video needs a character every 1000ns. Z80 needs 375 or 500ns. That leaves enough time to access both in each 1000ns cycle.
- Must load video into shift register exactly every 1000ns. But Z80 might be using RAM at that time. 74HC597 has input reg AND shift reg. Load input reg when data available:
- If /VIDEO=0 (no Z80 access), at end of video read cycle.
- If /VIDEO=1 (Z80 using RAM), latch when /VIDEO goes high. The input reg is then copied into the shift reg at the end of the video read cycle (when LATCH goes high).

- Hardware HBLANK and VBLANK signals combined to make BLANK. RAM data is video when BLANK=1, HSYNC and VSYNC when BLANK=0. HBLANK=12uS, set by R11*C11. HSYNC=5uS, set by 5 FFh in RAM. VBLANK starts at line 254, ends at line 260 or 312 by VSYNC. VSYNC=3 lines, set by R10*C10 and 3 lines of FFh in RAM.

VBLANK 0 256 260
60Hz -----
50Hz -----
lines 0 256 312


Timing Diagram




U12 input register RCLK (loads on rising edge)
RCLK ----- 220ns high=RAM data changing
RCLK ----- /VIDEO=0 (no Z80 access)

- ./VIDEO ----- example Z80 accesses:
RCLK ----- 1. latch at end (usual time)
- ./VIDEO -----
RCLK ----- 2. latch at end. less RAM access time, still enough
- ./VIDEO -----
RCLK ----- 3. latch early. may be glitch pulse at end, bad data?
- ./VIDEO -----
RCLK ----- 4. latch early

Horizontal character timing (1 uSec/char)



Vertical display timing (in scan lines)



| | | |
|-------------------------------|--------------------------------|--------------|
| TMSI c/o Lee Hart | | |
| Title | | |
| Z80-MC Video/RAM/SDcard Board | | |
| Size | Document Number | REV |
| B | C:\ORCAD\SHEET\Z80\Z80-VID.SCH | A |
| Date: | June 7, 2016 | Sheet 1 of 1 |